

FIG. 1




FIG. 2

205120"99994001

SEQUENCE # START ADDRESS


404L

404R

LWLN									FF...F	RWLN
.	.	.	.	.	.	.	.	.	.	.
.	.	.	.	.	.	.	.	.	.	.
.	.	.	.	.	.	.	.	.	.	.
LWL4	18	19	1A	1B	1C	1D	1E	1F		RWL4
LWL3	10	11	12	13	14	15	16	17		RWL3
LWL2	08	09	0A	0B	0C	0D	0E	0F		RWL2
LWL1	00	01	02	03	04	05	06	07		RWL1
	LWBC1	LWBC2	LWBC3	LWBC4	RWBC1	RWBC2	RWBC3	RWBC4		

OFF BOUNDARY ROW  
402  
ADDRESS DECODER


FIG. 3A

[illegible]

Hardware Designer's View  
Offset Physical Address Space

is  
b  
LA  
L

33



15





FIG. 5A






FIG. 6